

PARALLEL INPUT DOT MATRIX LCD DRIVER

HLCD 0488

DESCRIPTION


The HLCD 0488 is a CMOS/LSI circuit that drives rectangular matrix LCD displays under micro-computer control. The display itself may be a standard x-y array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns. The HLCD 0488 is organized as 16 rows and 16 columns. It will drive an LCD display of up to 16 X 16 directly and can be cascaded for larger displays.

Data is input 4 bit parallel to minimize the time required to load in data. This circuit could be referred to as a dumb driver because it drives (using a multiplexed scheme) the display with proper voltage level waveforms, but does not handle refresh, character encoding, or AC generation. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

FEATURES

- Direct drive of matrix LCDs
- Cascadable for large displays
- On chip precision voltage divider
- CMOS construction for:
 - Wide supply voltage range
 - Low power operation
 - High noise immunity
 - Wide temperature range
- CMOS, NMOS, and PMOS compatible inputs
- Architecture allows arbitrary display patterns
- 4 bit parallel input

PIN CONFIGURATION



HLCD 0488

MAXIMUM RATINGS


V _{DD}	-3 to 17 volts
Inputs.....	+V _{DD} -17 to +V _{DD} +.3 volts
Power Dissipation.....	250 mW
Operating Temperature	
Ceramic Package.....	-55 to +125°C
Plastic Package.....	-40 to +85°C
Storage Temperature.....	-65 to +125°C

ELECTRICAL CHARACTERISTICS


T = 25° and V_{DD} = 5V unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNITS
Supply Voltage	V _{DD}		3	8	V
Supply Current	I _{DD}			1.5	mA
Input High Level	V _{IH}		V _{DD} -.5	V _{DD}	V
Input Low Level	V _{IL}		-12	V _{DD} -2	V
Input Leakage	I _L			5	μA
Input Capacitance	C _i			5	pf
Output High Selected	V _{OH}		V _{DD} -.05	V _{DD}	V
Output Low Selected	V _{OL}		0	.05	V
Output High Unselected	V _{2,3}		2/3V _{DD} -.05	2/3V _{DD} + .05	V
Output Low Unselected	V _{1,3}		1/3V _{DD} -.05	1/3V _{DD} + .05	V
Row and Column Output Impedance	R _{On}	I _L = 10μA		15	KΩ
Data in Setup Time	t _{ds}	Data change to clock fall		500	nsec
Data in Hold Time	t _{dh}	Clock Fall to data change		250	nsec
Latch Pulse Width	t _{pw}			500	nsec


TYPICAL WAVEFORMS



BLOCK DIAGRAM



TYPICAL SYSTEM BLOCK DIAGRAM USING HLCD 0488



OPERATING NOTES

1. The addressed latches load when $\overline{\text{Data Clk}}$ is low.
2. A logic 1 on Data In selects a row or causes a segment to be visible.
3. A parallel transfer of data from the addressed latches to the holding latches occurs whenever Latch Pulse is high and Data Clk is high.
4. Output drive polarity is inverted upon the falling edge of Latch Pulse if $\overline{\text{Data Clk}}$ is low.
5. Latch Pulse, when high, resets the $\div 8$ latch address counter.
6. When they are selected, Row and Column waveforms are full swing and out of phase with each other. Unselected rows swing from $\frac{1}{3}$ to $\frac{2}{3}$ of supply out of phase with a selected row waveform. Unselected columns operate analogously.
7. The intended mode of operation is as follows: (see timing diagram)
 - A. The Polarity signal (internal to circuit) has a frequency slightly above the flicker rate. 30Hz to 50Hz is adequate.
 - B. The Polarity signal should be a square wave of precisely 50% duty cycle to keep DC off the display.
 - C. The latch pulse is exactly periodic with a frequency of Polarity frequency $\times 2 \times$ number of backplanes utilized, plus 2 extra pulses per Polarity period. These extra pulses are associated with a change of Polarity. The state of Data Clk must change from high to low between these first and second closely spaced pulses.
 - D. Each time increment contains 8 rising edges of $\overline{\text{Data Clk}}$.
8. To synchronize two circuits driving a large display, set Latch Pulse and Data 0 hi with $\overline{\text{Data Clk}}$ low, then drop Data 0, then begin normal timing. This initializes the Polarity FF.
9. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
10. Input order of HLCD 0488:

Clk Pulse	1	2	3	4	5	6	7	8
Data 0	R1	R5	R9	R13	C1	C5	C9	C13
Data 1	R2	R6	R10	R14	C2	C6	C10	C14
Data 2	R3	R7	R11	R15	C3	C7	C11	C15
Data 3	R4	R8	R12	R16	C4	C8	C12	C16

11. The RMS drive voltages supplied by this IC to an N backplane LCD are as follows:

$$V_{OFF} = V_{DD}/3 \quad V_{ON} = \frac{V_{DD}}{3} \sqrt{\frac{N+8}{N}}$$

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

HUGHES ELECTRONIC COMPANY

800 Superior Avenue, Newport Beach, California 92660
 Telephone: (714) 796-2100, TWX: 910-366-1411

In Europe: Hughes Solid State Products

Hughes Aircraft International Services Co.

Sommeville Str. 22, Wold Marston, West Oxfordshire

Telephone: (01235) 311000, Telex: 327366 HSPD

Printed in U.S.A.
 Supersedes Previous Data