Parallel Input Dot Matrix LCD Driver

HLCD 0541 HLCD 0542

SOLID STATE PRODUCTS

DESCRIPTION

The HLCD 0541 and 0542 are a set of CMOS/LSI circuits which drive a dot matrix LCD display under microcomputer control. The intended display is a 5×7 or 5×8 alphanumeric dot matrix with nearly any number of characters. Other matrix displays, such as games and custom arrays, could also be driven by this set of circuits

The HLCD 0541 is organized as 8 rows \times 23 columns, and thus can handle up to four characters by itself. The HLCD 0542 is organized as 0 rows \times 32 columns and is used in addition to the HLCD 0541 when more than 23 columns are required. Data is input 4 bit parallel to minimize the time required to load in data. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer.

The HLCD 0541 and 0542 are available in a 40 lead dual-in-line ceramic (D suffix) or plastic (P suffix) packages. Unpackaged dice (H suffix) are available upon request.

FEATURES


- · Direct drive of matrix LCDs
- Cascadable for larger displays
- · On chip oscillator
- CMOS construction for:
 Wide supply voltage range
 Low power operation
 High noise immunity
 Wide temperature range

- CMOS, NMOS and PMOS compatible inputs
- Flexible organization allows arbitrary display patterns
- Interrupt output to request data from microcomputer

HLCD 0541 PIN CONFIGURATION

+∨ □ 1•	U 40 □R7
LCDø □ 2	39 □□ R6
GND □ 3	38 🗀 R5
INTERRUPT 4	37 R4
CLK = 5	36 R3
DO 🖂 6	35 R2
D1 🖂 7	34 R1
D2 📥 8	33 RO
D3 📥 9	32 二 C0
C22 💳 10	31 C1
C21 -11	30 C2
C20	29 🗀 C3
C19 💳 13	28 C4
C18 💳 14	27 C5
C17 💳 15	26 C6
C16 💳 16	25 ├ ─ €7
C15 💳 17	24 🗀 C8
C14 🖂 18	23 🗀 C9
C13 🖂 19	22 C10
C12 = 20	21 C11

HLCD 0542 PIN CONFIGURATION



MAXIMUM RATINGS


V _{DD}	3 to +17V
Inputs	+ V _{DD} - 17 to + V _{DD} + .3V
Power Dissipation	
Operating Temperature	
Ceramic Package	55 to + 125°C
Plastic Package	40 to +85°C
Storage Temperature	65 to + 125°C


ELECTRICAL SPECIFICATIONS

T = 25°C and $V_{DD} = 5V$ unless otherwise noted.


PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNITS
Supply Voltage	V _{DD}		3	12	V
Supply Current	l _{DD}			600	μΑ
Input High Level	VIH		.75V _{DD}	V _{DD}	v
Input Low Level	VIL		V _{DD} -15	.25V _{DD}	V
Input Leakage	IL.			5	μΑ
Input Capacitance	Cı			5	pf
Row Output High	Voн		V _{DD} 05	V _{DD}	V
Row Output Low	VOL		0	.05	V
Row Output Unselected	V _{OM}		.5V _{DD} 05	.5V _{DD} +.05	V
Column Output High	Vон		.68V _{DD} 05	.68V _{D.D} +.05	V
Column Output Low	VOL		.32V _{DD} 05	.32V _{DD} +.05	V
Row and Column Output Impedance	Ron	I _L = 10μA		30	КΩ
Interrupt Out Impedance	Ron	IL = 100µA		1	ΚΩ
Clock Rate	f		DC	1.0	MHz
Data in Setup Time	t _{DS}	Data change to clock fall	300		nsec.
Data in Hold Time	t _{DH}	Clock fall to data change	150		nsec.
LCD ϕ to Interrupt Out Delay	t _D		300		nsec.
LCD ∅ High Level	VIH		.9V _{DD}	V _{DD}	V
LCD ϕ Low Level	VIL		0	.1V _{DD}	v
LCD ϕ Input Impedance	RIN		1	3	м

TYPICAL WAVEFORMS






BLOCK DIAGRAM



TYPICAL SYSTEM BLOCK DIAGRAM



OPERATING NOTES

- 1. The addressed latches load when clock is high.
- 2. A logic 1 on Data In selects a row or causes a segment to be visible.
- 3. A parallel transfer of data from the addressed latches to the holding latches occurs upon the rising edge of interrupt out. Also, the ÷8 counter is reset.
- 4. Row waveforms are out of phase with interrupt out if selected and at midpoint voltage otherwise. Levels are VDD, 0, and VDD/2.
- 5. Column waveforms are in phase with Interrupt out if selected and are out of phase if not selected. Levels are .32 VDD and .68 VDD.
- 6. The intended mode of operation is as follows:
- a. Interrupt Output frequency is the minimum no flicker frequency (≈30 Hz) times the number of backplanes utilized.
- b. Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from addressed latches to holding latches.
- c. In between each Interrupt Output rising edge, 4 bit parallel data is clocked in with 8 clock pulses for the next time slot to await the next interrupt output rising edge, which causes the parallel transfer.
- d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or else the microcomputer drives the LCDb input.
- e. Backplanes are addressed sequentially and individually.

- 7. The LCDφ pin can be used in two modes. driven or oscillating. If LCD\$\phi\$ is driven, the interrupt output will follow it. If the LCDopin is allowed to oscillate, its frequency is inversely proportional to capacitance and the interrupt output waveform has a frequency half that of the oscillator itself. The approximate relationship is fout (KHz) = 380/c (pf). The frequency is nearly independent of supply voltage.
- 8. To cascade units, either connect Interrupt Output of one circuit to LCD of all other circuits (thus one capacitor provides frequency control for all circuits) or connect LCD of all circuits to a common driving signal. Then tie all corresponding data inputs together and clock each circuit individually when its data is on the bus. In the case of two driver circuits and an 8 bit microcomputer, the clocks could be common and each Data In tied to a different line of the data bus.
- 9. There are two obvious signal races to be avoided:
- a. Changing data when clock is falling, and
- b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- 11. Input order of HLCD 0541

Clk Pulse	1	2	3	4	5	6	7	8
Data 0	RO	R4	CO	C4	C8	C12	C16	C20
Data 1	R1	R5	C1	C5	C9	C13	C17	C21
Data 2	R2	R6	C2	C6	C10	C14	C18	C22
Data 3	R3	R7	С3	C7	C11	C15	C19	

12. Input order of HLCD 0542 is similar, but starts at CO (Pulse 1, Data 0) and ends at C31 (Pulse 8, Data 3).

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES SOLID STATE PRODUCTS

In Europe: Hughes Solid State Products

Hughes Arcraft International Service Co Schmaede Str. 22, 8000 Munich, West German

Printed in U.S.A. 4.82